Experiment-1: Parity Generator
Name of the Experiment:
Parity generator functional simulation, synthesis and implementation on FPGA
Layout simulation of CMOS Inverter
Aim: Layout preparation using multi-material, DRC and Simulation of CMOS Inverter PRE-TEST THEORY PROCEDURE LAYOUT VIDEO POST TEST
Comments
Post a Comment