Experiment-1: Parity Generator
Name of the Experiment:
Parity generator functional simulation, synthesis and implementation on FPGA
State Machine Examples-Lift and Traffic Light Controller
Aim:To write HDL code, simulate with test bench, synthesis, implement and verify state machine. PRE TEST THEORY PROCEDURE HDL CODE VIDEO POST TEST
Comments
Post a Comment